
Exercise: Self-Checking Circuit

ID no. ……. Name ……

1. Design a Self-Checking 2:4 Demultiplexer with Enable.



E	A	B	D_0	D_1	D_2	D_3
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1